国产毛片a精品毛-国产毛片黄片-国产毛片久久国产-国产毛片久久精品-青娱乐极品在线-青娱乐精品

ADI ADSP-21489 SHARC處理器開發方案

發布時間:2013-3-8 10:32    發布者:Liming
關鍵詞: ADI , ADSP-21489 , SHARC , 處理器
ADI公司的ADSP-21483, ADSP-21486, ADSP-21487, ADSP-21488和ADSP-21489是第四代SHARC®處理器,基于單指令多數據(SIMD)核,支持32位定點和32/40位浮點算法格式,具有400 MHz/2400 MFLOP,提高了性能,基于硬件的濾波器加速器,音頻性能和集中于應用的確外設,支持最新環繞聲譯碼器算法的新存儲器配置.主要用于工業控制,汽車音頻和醫療電子.本文介紹了ADSP-2148x系列產品主要特性,方框圖,以及評估板ADSP-21489 EZ-KIT Lite®主要特性,框圖,電路圖和材料清單.

The SHARC ADSP-21489 is one of two new members of the fourth generation of SHARC® Processors, that now includes the ADSP-21483, ADSP-21486, ADSP-21487, ADSP-21488, ADSP-21489 and offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the fourth generation SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.

The ADSP-21489 offers the highest performance – 400 MHz/2400 MFLOPs – in an LQFP package within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21489 particularly well suited to address the automotive audio and industrial control segments. In addition to its high core performance, the ADSP-21489 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to external memory by providing a glueless interface to 16-bit wide SDR SDRAMs.

Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, IDP, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as SPI,UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).

ADSP-2148x系列產品性能總結表:

ADSP-2148x主要特性:

High performance 32-bit/40-bit floating-point processor

optimized for high performance audio processing

Single-instruction, multiple-data (SIMD) computational

architecture

On-chip memory—5 Mbits on-chip RAM, 4 Mbits on-chip

ROM

Up to 400 MHz operating frequency

Code compatible with all other members of the SHARC family

The ADSP-2148x processors are available with unique audiocentric

peripherals, such as the digital applications

interface, serial ports, precision clock generators, S/PDIF

transceiver, asynchronous sample rate converters, input

data port, and more

ADSP-2148x系列產品應用:

Industrial Control

Automotive Audio

Medical Applications

圖1.ADSP-2148x系列產品方框圖

評估板ADSP-21489 EZ-KIT Lite®

The ADSP-21489 EZ-KIT Lite® provides developers with a cost-effective method for initial evaluation of the ADSP-21483/21486/21487/21489 SHARCs® Processors via a USB-based, PC-hosted tool set. With this EZ-KIT Lite, users can learn more about the Analog Devices (ADI) ADSP-21489 hardware and software development, and quickly prototype a wide range of applications.

The EZ-KIT Lite includes an ADSP-21489 SHARC Processor desktop evaluation board along with an evaluation suite of the VisualDSP++® development and debugging environment, including the C/C++ compiler, assembler, and linker. The evaluation suite of VisualDSP++ is designed to be used with the EZ-KIT Lite only.

The EZ-KIT Lite also comes with a standalone debug agent board that is removable to allow a user to plug-in an external emulator.

SHARC 21489-EZ-Kit Lite

圖2.評估板ADSP-21489 EZ-KIT Lite外形圖

評估板ADSP-21489 EZ-KIT Lite主要特性:

• Analog Devices ADSP-21489 SHARC processor

• Core performance up to 400 MHz

• 176-pin LQFP package

• 25MHz CLKIN oscillator

• 5 Mb of internal RAM memory

• Parallel flash memory

• Numonyx M29W320EB – 4 MB (4M x 8 bits)

• SDRAM memory

• Micron MT48LC16M16A2P-6A – 16 Mbx x 16 bits (256 Mb or 32 MB)

• Asynchronous memory (SRAM)

• ISSI IS61WV102416BLL-10TLI – 1M x 16 bits (2 MB)

• SPI flash memory

• Numonyx M25P16 – 16 Mb

• Analog audio interface

• Analog Devices AD1939 audio codec

• 4 x 2 RCA phono jack for eight channels of stereo output

• 4 x 1 RCA phono jack for four channel of stereo input

• Two DB25 connectors for differential inputs/outputs

• 3.5 mm headphone jack with volume control connected to one of the stereo outputs

• Supports all eight DACs and four ADCs in TDM and I2S modes at 48 KHz, 96 KHz, and 192 KHz sample rates

• Digital audio interface (S/PDIF)

• RCA phono jack output

• RCA phono jack input

• Temperature monitor

• ON Semiconductor ADM1032

• Local and remote temperature sensing

• Universal asynchronous receiver/transmitter (UART)

• ADM3202 RS-232 line driver/receiver

• DB9 female connector

LEDs

• Eleven LEDs: one board reset (red), eight general-purpose (amber), one temperature sensor (amber), and one power (green)

• Push buttons

• Five push buttons: one reset, two connected to the DAI,and two connected to FLAG pins of the processor

• Expansion interface II

• Next generation of the expansion interface design, provides access to most of the processor signals

• Power supply

• 5V @ 3.6 Amps

• Other features

• Watch dog timer (WDT) system reset implementation

• SHARC power measurement jumpers

• JTAG ICE 14-pin header

• USB cable

圖3.評估板ADSP-21489 EZ-KIT框圖

圖4.評估板ADSP-21489 EZ-KIT電路圖(1)

圖5.評估板ADSP-21489 EZ-KIT電路圖(2)

圖6.評估板ADSP-21489 EZ-KIT電路圖(3)

圖7.評估板ADSP-21489 EZ-KIT電路圖(4)

圖8.評估板ADSP-21489 EZ-KIT電路圖(5)

圖9.評估板ADSP-21489 EZ-KIT電路圖(6)

圖10.評估板ADSP-21489 EZ-KIT電路圖(7)

圖11.評估板ADSP-21489 EZ-KIT電路圖(8)

圖12.評估板ADSP-21489 EZ-KIT電路圖(9)

圖13.評估板ADSP-21489 EZ-KIT電路圖(10)

圖14.評估板ADSP-21489 EZ-KIT電路圖(11)

圖15.評估板ADSP-21489 EZ-KIT電路圖(12)

圖16.評估板ADSP-21489 EZ-KIT電路圖(13)

圖17.評估板ADSP-21489 EZ-KIT電路圖(14)

圖18.評估板ADSP-21489 EZ-KIT電路圖(15)

評估板ADSP-21489 EZ-KIT材料清單(BOM):










詳情請見:
ADSP-21483_21486_21487_21488_21489.pdf (1.74 MB)
ADSP_21489_EZ_Board_Manual_Rev_1_0_April_2010.pdf (875.61 KB)

(中電網)
本文地址:http://m.qingdxww.cn/thread-111331-1-1.html     【打印本頁】

本站部分文章為轉載或網友發布,目的在于傳遞和分享信息,并不代表本網贊同其觀點和對其真實性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問題,我們將根據著作權人的要求,第一時間更正或刪除。
您需要登錄后才可以發表評論 登錄 | 立即注冊

廠商推薦

  • Microchip視頻專區
  • 使用SAM-IoT Wx v2開發板演示AWS IoT Core應用程序
  • 使用Harmony3加速TCP/IP應用的開發培訓教程
  • 集成高級模擬外設的PIC18F-Q71家族介紹培訓教程
  • 探索PIC16F13145 MCU系列——快速概覽
  • 貿澤電子(Mouser)專區

相關視頻

關于我們  -  服務條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯系我們
電子工程網 © 版權所有   京ICP備16069177號 | 京公網安備11010502021702
快速回復 返回頂部 返回列表
主站蜘蛛池模板: 在线免费观看国产视频| 亚洲 日本 欧美 日韩精品| 日本中出视频| 最近的2019中文字幕免费一页| 一个人日本的视频免费完整版| 国产成人无码WWW免费视频在线| 试看做受120秒免费午夜剧场| 学生无码AV一区二区三区| 最新亚洲中文字幕在线观看 | 亚洲不卡| 欧美性极品xxxxx| 深夜毛片| 爽好舒服快奶水视频| 撞击她的娇嫩高h| 女人18毛片| 亚洲观看视频| 日本成人福利视频| 伊人精品久久久大香线蕉99| 在线香蕉| 国产亚洲精品久久久久久国模美 | 91精品一区二区三区在线观看| 欧美乱妇狂野欧美在线视频| 日本福利视频网站| 色妞bbbb女女女女| 手机能看的黄色网站| 99久久精品国产国产毛片 | 美目盼兮amy198281| 中国bdsmchinesehd| 欧美最猛性| 最新国产福利片在线观看| 51精品国产AV无码久久久| 欧美00后rapper潮水| 色天天天天综合男人的天堂| 欧洲久久| 色综合天天色| 99热只有精品| 午夜福利院电影| 亚洲国产成人精彩精品| 日日噜噜夜夜狠狠扒开双腿| 色综合久久综合欧美综合网 | 欧美精品AV无码一区二区|