|
TI 公司的ADS131E08是24位低功耗模擬前端(AFE),內(nèi)置可編增益放大器(PGA),基準(zhǔn)電源和振蕩器,具有工業(yè)電源監(jiān)視,控制和保護(hù)等功能.ADS131E0x有八個(gè)差分電流和電壓輸入,1 kSPS時(shí)的動(dòng)態(tài)范圍118dB,串?dāng)_-110dB,50Hz和60Hz的THD為-90dB,主要用在能量計(jì)量,電源監(jiān)視,控制和保護(hù)等.本文介紹了ADS131E0x主要特性,方框圖,典型應(yīng)用電路圖,以及功率監(jiān)視系統(tǒng)框架圖,ADS131E08EVM-PDK評(píng)估板主要特性,電路圖,材料清單和PCB元件布局圖. The ADS131E0x are a family of multichannel, simultaneous sampling, 24- and 16-bit, delta-sigma (ΔΣ), analog-to-digital converters (ADCs) with a built-in programmable gain amplifier (PGA), internal reference, and an onboard oscillator. The ADS131E0x incorporate features commonly required in industrial power monitoring, control, and protection applications. The ADS131E0x inputs can be independently and directly interfaced with a resistor-divider network or a transformer to measure voltage. The inputs can also be interfaced to a current transformer or Rogowski coil to measure current. With high integration levels and exceptional performance, the ADS131E0x family enables the creation of scalable industrial power systems at significantly reduced size, power, and low overall cost. The ADS131E0x have a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and fault detection. Fault detection can be implemented internal to the device, using the integrated comparators with digital-to-analog converter (DAC)-controlled trigger levels. The ADS131E0x can operate at data rates as high as 64 kSPS. These complete analog front-end (AFE) solutions are packaged in a TQFP-64 package and are specified over the industrial temperature range of –40℃ to +105℃ ADS131E0x主要特性: Eight Differential Current and Voltage Inputs Outstanding Performance: Exceeds Class 0.1 Performance Dynamic Range at 1 kSPS: 118 dB Crosstalk: –110 dB THD: –90 dB at 50 Hz and 60 Hz Supply Range: Analog:+3 V to +5 V (Unipolar)±2.5 V (Bipolar, allows dc coupling) Digital: +1.8 V to +3.6 V Low Power: 2 mW per Channel Data Rates: 1, 2, 4, 8, 16, 32, and 64 kSPS Programmable Gains (1, 2, 4, 8, and 12) Fault Detection and Device Testing Capability SPI™ Data Interface and Four GPIOs Package: TQFP-64 (PAG) Operating Temperature Range: –40℃ to +105℃ ADS131E0x應(yīng)用: Industrial Power Applications: Energy Metering Monitoring, Control, and Protection 
圖1.ADS131E0x系列框圖
圖2.ADS131E0x系列單電源工作電路圖
圖3.ADS131E0x系列雙電源工作電路圖
圖4.ADS131E0x系列多個(gè)器件配置圖
圖5.ADS131E0x系列功率監(jiān)視系統(tǒng)框架圖 ADS131E08EVM-PDK評(píng)估板 This user’s guide describes the characteristics, operation, and use of the ADS131E08EVM-PDK. This performance demonstration kit is an evaluation module for the ADS131E08, an eight-channel, 24-bit, lowpower, integrated analog front-end (AFE) designed for power protection circuits. The ADS131E08EVMPDK is intended for prototyping and evaluation. This user’s guide includes a complete circuit description,schematic diagram, and bill of materials. The ADS131E08EVM-PDK is a demonstration kit for the ADS131E08, a simultaneous sampling, 24-bit, delta-sigma (Δ Σ) analog-to-digital converter (ADC) with a built-in programmable gain amplifier (PGA), internal reference, and an onboard oscillator. The ADS131E08 contains the features commonly required for industrial power monitoring and control but has the flexibility to fit a variety of applications which require an eight channel, 24-bit ADC. The ADS131E08EVM-PDK demonstration kit is designed to expedite evaluation and system development. ADS131E08EVM-PDK評(píng)估板主要特性: Easy-to-use evaluation software for Microsoft™ Windows XP or Windows 7 Built-in analysis tools including oscilloscope, FFT, and histogram displays Flexible input configurations Optional external reference circuits Ability to export data in simple test files for post processing
圖6.ADS131E08EVM-PDK評(píng)估板外形圖
圖7.ADS131E08EVM-PDK評(píng)估板電路圖(1)
圖8.ADS131E08EVM-PDK評(píng)估板電路圖(2)
圖9.ADS131E08EVM-PDK評(píng)估板電路圖(3)
圖10.ADS131E08EVM-PDK評(píng)估板電路圖(4)
圖11.ADS131E08EVM-PDK評(píng)估板電路圖(5) ADS131E08EVM-PDK評(píng)估板材料清單:
圖12.ADS131E08EVM-PDK評(píng)估板PCB元件布局圖(頂層)
圖13.ADS131E08EVM-PDK評(píng)估板PCB元件布局圖(底層) 詳情請(qǐng)見: 
sbas561.pdf
(1.66 MB)
和
sbau200.pdf
(1.95 MB)
來源：網(wǎng)絡(luò) |
