国产毛片a精品毛-国产毛片黄片-国产毛片久久国产-国产毛片久久精品-青娱乐极品在线-青娱乐精品

Renesas RX210系列32位MCU開發(fā)方案

發(fā)布時間:2012-3-16 19:39    發(fā)布者:1770309616
關鍵詞: MCU , Renesas , RX210
Renesas公司的RX210系列是高性能低電壓超低功耗基于32位RX CPU核的閃存MCU,CPU具有73基本指令和9個DSP指令,最大工作頻率50MHz,78DMIPS性能,乘法和除法單元能處理32x32位的運算,具有快速中斷和5級流水線的CISC哈佛架構,片內調試電路,主要用在超低功耗的嵌入式應用.本文介紹了RX210系列主要特性,方框圖以及Renesas入門套件(RSK)主要特性,RSK板布局圖,方框圖和電路圖.

The RX210 Group is an MCU with the high-speed, high-performance RX CPU as its core. A variable-length instruction format has been adopted for the RX CPU. Allocating the more frequently used instructions to the shorter instruction lengths facilitates the development of efficient programs that take up less memory.

The CPU has 73 basic instructions and and nine DSP instructions, for a total of 82 instructions. It has 10 addressing modes and caters to register–register operations, register–memory operations, immediate–register operations, immediate–memory operations, memory–memory transfer, and bitwise operations. High-speed operation was realized by achieving execution in a single cycle not only for register–register operations, but also for other types of multiple instructions. The CPU includes an internal multiplier and an internal divider for high-speed multiplication and division.

The RX CPU has a five-stage pipeline for processing instructions. The stages are instruction fetching, instruction decoding, execution, memory access, and write-back. In cases where pipeline processing is drawn-out by memory access, subsequent operations may in fact be executed earlier. By adopting “out-of-order completion” of this kind, the execution of instructions is controlled to optimize numbers of clock cycles.

RX210主要特性:

■ 32-bit RX CPU core

 Max. operating frequency: 50 MHz

Capable of 78 DMIPS in operation at 50 MHz

 Accumulator handles 64-bit results (for a single instruction) from 32- × 32-bit operations

 Multiplication and division unit handles 32- × 32-bit operations (multiplication instructions take one CPU clock cycle)

 Fast interrupt

 CISC Harvard architecture with 5-stage pipeline

 Variable-length instructions, ultra-compact code

 On-chip debugging circuit

■ Low-power design and architecture

 Operation from a single 1.62- to 5.5-V supply

 1.62-V operation available (at up to 20 MHz)

 Deep software standby mode with RTC remaining usable

 Four low-power modes

■ On-chip flash memory for code, no wait states

 50-MHz operation, 20-ns read cycle

 No wait states for reading at full CPU speed

 128- to 512-Kbyte capacities

 User code programmable via the SCI

 Programmable at 1.62 V

 For instructions and operands

■ On-chip data flash memory

 Eight Kbytes

 Erasing and programming impose no load on the CPU.

■ On-chip SRAM, no wait states

 20- to 64-Kbyte size capacities

■ DMA

 DMACA: Incorporates four channels

 DTC: Four transfer modes

■ ELC

 Module operation can be initiated by event signals without going through interrupts.

 Modules can operate while the CPU is sleeping.

■ Reset and supply management

 Nine types of reset, including the power-on reset (POR)

 Low voltage detection (LVD) with voltage settings

■ Clock functions

 Frequency of external clock: Up to 20 MHz

 Frequency of the oscillator for sub-clock generation: 32.768 kHz

 PLL circuit input: 4 to 12.5 MHz

 On-chip low- and high-speed oscillators, dedicated onchip low-speed oscillator for the IWDT

 Generation of a dedicated 32.768-kHz clock for the RTC

 Clock frequency accuracy measurement circuit (CAC)

■ Real-time clock

 Adjustment functions (30 seconds, leap year, and error)

 Time capture function

 Time capture on event-signal input through external pins

 RTC capable of initiating return from deep software standby mode

■ Independent watchdog timer

 125-kHz on-chip low-speed oscillator produces a dedicated clock signal to drive IWDT operation.

■ Useful functions for IEC60730 compliance

 Self-diagnostic and disconnection-detection functions for the AD converter, clock-frequency accuracymeasurement circuit, independent watchdog timer, functions to assist in RAM testing, etc.

■ Up to nine communications interfaces

 SCI with many useful functions (up to seven interfaces)

 Asynchronous mode, clock synchronous mode, smart card interface

 I2C bus interface: Transfer at up to 1 Mbps, capable of SMBus operation (1 interface)RSPI (1)

■ External address space

 Four CS areas (4 × 16 Mbytes)

 8- or 16-bit bus space is selectable per area

■ Up to 14 extended-function timers

 16-bit MTU2: input capture, output capture, complementary PWM output, phase counting mode (6 channels)

 8-bit TMR (4 channels)

 16-bit compare-match timers (4 channels)

■ 12-bit A/D converter

 Capable of conversion within 1 μs

 Sample-and-hold circuits (for three channels)

 Three-channel synchronized sampling available

 Self-diagnostic function and analog input disconnection detection assistance function

■ 10-bit D/A converter

■ Analog comparator

■ Programmable I/O ports

 5-V tolerant, open drain, input pull-up, switching of driving ability

■ MPC

 Multiple locations are selectable for I/O pins of peripheral functions

■ Temperature sensor

■ Operating temp. range

 -40 degreeC to +85 degree C

圖1.RX210方框圖

RX210 系列Renesas入門套件

The Renesas Starter Kit for RX210 is intended as a user-friendly introductory and evaluation tool for the RX210 microcontroller. The board also provides a useful platform for evaluating the Renesas suite of development tools for coding and debugging, using High-performance Embedded Workshop as well as programming the device using E1 emulator and/or Flash Development Toolkit.

The Renesas Starter Kit for RX210 may be connected to the host PC using a simple RS232 serial connection or via the included USB E1 on chip debugging interface.

The purpose of the board is to enable the user to evaluate the capabilities of the device and its peripherals by giving the user a simple platform on which code can be run only minutes from opening box. It can also prove an invaluable tool in development by providing a useful test platform for code already debugged using one of our more powerful emulation tools.


圖2.RX210 系列入門套件外形圖

RX210 系列Renesas入門套件(RSK)主要特性:

This RSK provides an evaluation of the following features:

• Renesas microcontroller programming

• User code debugging

• User circuitry such as switches, LEDs and a potentiometer

• Sample application

• Sample peripheral device initialisation code

The RSK board contains all the circuitry required for microcontroller operation.

圖3.RX210 系列RSK板布局圖

圖4.RX210 系列RSK板頂層元件布局圖

圖5.RX210 系列RSK板方框圖

圖6.RX210 系列RSK板電路圖(1)

圖7.RX210 系列RSK板電路圖(2)

圖8.RX210 系列RSK板電路圖(3)

圖9.RX210 系列RSK板電路圖(4)

圖10.RX210 系列RSK板電路圖(5)
詳情請見:
r01ds0041ej_rx210[1].pdf (1.49 MB)
r20ut0301eg0300_rskrx210_circuit_diagram[1].pdf (132.74 KB) 以及
r20ut0302eg0100_rskrx210_usermanual[1].pdf (1.15 MB)
本文地址:http://m.qingdxww.cn/thread-87409-1-1.html     【打印本頁】

本站部分文章為轉載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀點和對其真實性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問題,我們將根據(jù)著作權人的要求,第一時間更正或刪除。
您需要登錄后才可以發(fā)表評論 登錄 | 立即注冊

廠商推薦

  • Microchip視頻專區(qū)
  • Dev Tool Bits——使用MPLAB® Discover瀏覽資源
  • Dev Tool Bits——使用條件軟件斷點宏來節(jié)省時間和空間
  • Dev Tool Bits——使用DVRT協(xié)議查看項目中的數(shù)據(jù)
  • Dev Tool Bits——使用MPLAB® Data Visualizer進行功率監(jiān)視
  • 貿(mào)澤電子(Mouser)專區(qū)

相關視頻

關于我們  -  服務條款  -  使用指南  -  站點地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權所有   京ICP備16069177號 | 京公網(wǎng)安備11010502021702
快速回復 返回頂部 返回列表
主站蜘蛛池模板: 中文国产成人精品久久一 | 免费99| 成人久久精品一区二区三区 | 久热中文字幕精品视频在线 | 久久亚洲国产中v天仙www | 四虎tv在线观看884aa | 亚洲区欧美 | 黄色片aaaa | 色免费观看 | 欧美一级棒 | 国产免费观看a大片的网站 国产免费高清在线精品一区 | 免费亚洲网站 | 成年美女黄网 | 就操网 | 嫩草影院成人 | 麻豆蜜桃传媒在线观看 | 成人精品一区二区三区 | 亚洲一区二区三区精品国产 | 99爱在线视频这里只有精品 | 能看的毛片 | 四虎网站最新地址 | 国产在线播放不卡 | 网球王子在线观看 | 青青青在线视频人视频在线 | 国产精品99久久免费观看 | 国产一卡2卡3卡4卡公司在线 | 国产一级高清视频免费看 | 91福利精品老师国产自产在线 | 亚洲欧美精品一区二区 | 日韩免费高清一级毛片 | 天海翼在线观看亚洲一区 | 久久国产资源 | 一级毛片一级黄片 | 亚洲欧美日韩在线线精品 | 欧美福利一区二区三区 | 久久精品爱国产免费久久 | 欧美成人性色生活片免费在线观看 | 成人性毛片 | 91专区| 天天影视网综合 | 天天色视频 |