|
Lattice公司的LatticeECP3 FPGA系列可提供高性能特性如增強的DSP架構(gòu),高速SERDES和高速源同步接口. LatticeECP3采用65nm技術(shù),查找表(LUT)高達149K邏輯單元,支持高達486個用戶I/O,提供高達320個18x18乘法器和各種并行I/O標準,主要用于對成本和功耗敏感的無線基礎設備和有線通信.本文介紹了LatticeECP3 FPGA主要特性和方框圖,以及Lattice ECP3 AMC評估板和接口板的主要特性,電路圖以及材料清單(BOM). The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65nm technology making the devices suitable for high-volume, high-speed, low-cost applications. The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 486 user I/Os. The LatticeECP3 device family also offers up to 320 18x18 multipliers and a wide range of parallel I/O standards. The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distrib-uted and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities. The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS. The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter toler-ance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-empha-sis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media. The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capa-bility, bit-stream encryption, and TransFR field upgrade features. The ispLEVER® design tool suite from Lattice allows large complex designs to be efficiently implemented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification. Lattice provides many pre-engineered IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity. LatticeECP3 FPGA主要特性: Higher Logic Density for Increased System Integration • 17K to 149K LUTs • 133 to 586 I/Os Embedded SERDES • 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes • Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols • Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO sysDSP™ • Fully cascadable slice architecture • 12 to 160 slices for high performance multiply and accumulate • Powerful 54-bit ALU operations • Time Division Multiplexing MAC Sharing • Rounding and truncation • Each slice supports –Half 36x36, two 18x18 or four 9x9 multipliers –Advanced 18x36 MAC and 18x18 Multiply-Multiply-Accumulate (MMAC) operations Flexible Memory Resources • Up to 6.85Mbits sysMEM™ Embedded Block RAM (EBR) • 36K to 303K bits distributed RAM sysCLOCK Analog PLLs and DLLs • Two DLLs and up to ten PLLs per device Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support –ADC/DAC, 7:1 LVDS, XGMII –High Speed ADC/DAC devices • Dedicated DDR/DDR2/DDR3 memory with DQS support • Optional Inter-Symbol Interference (ISI) correction on outputs Programmable sysI/O™ Buffer Supports Wide Range of Interfaces • On-chip termination • Optional equalization filter on inputs • LVTTL and LVCMOS 33/25/18/15/12 • SSTL 33/25/18/15 I, II • HSTL15 I and HSTL18 I, II • PCI and Differential HSTL, SSTL • LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS Flexible Device Configuration • Dedicated bank for configuration I/Os • SPI boot flash interface • Dual-boot images supported • Slave SPI • TransFR™ I/O for simple field updates • Soft Error Detect embedded macro System Level Support • IEEE 1149.1 and IEEE 1532 compliant • Reveal Logic Analyzer • ORCAstra FPGA configuration utility • On-chip oscillator for initialization & general use • 1.2V core power supply LatticeECP3™系列性能表: 
圖1. LatticeECP3方框圖 Lattice ECP3 AMC 評估板 The LatticeECP3™ Advanced Mezzanine Card (AMC) Evaluation Board allows designers to investigate and experiment with the features of the LatticeECP3 high-speed SERDES transceivers in an AMC system environment. The features of the LatticeECP3 AMC Evaluation Board assist engineers with rapid prototyping and testing of their designs. The board follows por tions of the PICMG AMC R2.0 AMC form-factor specification that allows users the capability to use the board in live system evaluations. This user’s guide is intended to be referenced in conjunction with evaluation design tutorials to demonstrate the LatticeECP3 FPGA. Lattice ECP3 AMC評估板主要特性: • Single module AMC PCB card edge interface –Allows demonstration of AMC Fat Pipes –Common options interface • Allows control of SERDES PCS registers using the Serial Client Interface (ORCAstra) • DMC (FPGA Mezzanine Card) expansion connector • USB-B connection to UART for run-time control • RJ45 interface to 10/100/1000 Ethernet to SGMII • SFP transceiver module cage and connection • On-board Boot Flash –64M Serial SPI Flash • DDR2 memory components (256MB x 32 bits) • 32-bit parallel, non-volatile memory that can be read, erased and reprogrammed • Switches, LEDs and displays for demonstration purposes • ispVM™ System software programming support • On-board reference clock sources
圖2. Lattice ECP3 AMC評估板外形圖
圖3. Lattice ECP3 AMC接口板外形圖 LatticeECP3 AMC Evaluation Board Schematic
圖4. Lattice ECP3 AMC評估板電路圖(1)
圖5. Lattice ECP3 AMC評估板電路圖(2)
圖6. Lattice ECP3 AMC評估板電路圖(3)
圖7. Lattice ECP3 AMC評估板電路圖(4)
圖8. Lattice ECP3 AMC評估板電路圖(5)
圖9. Lattice ECP3 AMC評估板電路圖(6)
圖10. Lattice ECP3 AMC評估板電路圖(7)
圖11. Lattice ECP3 AMC評估板電路圖(8)
圖12. Lattice ECP3 AMC評估板電路圖(9)
圖13. Lattice ECP3 AMC評估板電路圖(10)
圖14. Lattice ECP3 AMC評估板電路圖(11)
圖15. Lattice ECP3 AMC評估板電路圖(12)
圖16. Lattice ECP3 AMC評估板電路圖(13)
圖17. Lattice ECP3 AMC評估板電路圖(14)
圖18. Lattice ECP3 AMC評估板電路圖(15)
圖19. Lattice ECP3 AMC評估板電路圖(16)
圖20. Lattice ECP3 AMC評估板電路圖(17)
圖21. Lattice ECP3 AMC評估板電路圖(18)
圖22. Lattice ECP3 AMC接口板電路圖(1)
圖23. Lattice ECP3 AMC接口板電路圖(2)
圖24. Lattice ECP3 AMC接口板電路圖(3)
圖25. Lattice ECP3 AMC接口板電路圖(4) LatticeECP3 AMC評估板材料清單(BOM):
Lattice ECP3 AMC接口板材料清單(BOM):
詳情請見: 
EB56[1].pdf
(2.84 MB)
來源：網(wǎng)絡 |
