|
Freescale公司的 i.MX23是低功耗高性能的多媒體應(yīng)用處理器,集成了ARM926EJ-S CPU,工作頻率454MHz,提供電池長(zhǎng)壽命,最少的外接元件,具有極好的軟件開(kāi)發(fā)和調(diào)試支持,特別適合需要音頻/視頻譯碼和豐富顯示的多媒體應(yīng)用.而 i.MX23 EVK評(píng)估板是單獨(dú)可用的板,支持應(yīng)用軟件開(kāi)發(fā),目標(biāo)板調(diào)試和選擇電路卡.4.3吋LCD觸摸屏和評(píng)估板一起使用.本文介紹了i.MX23 硬件特性,系統(tǒng)框圖和方框圖,i.MX23 EVK 評(píng)估板主要特性,功能框圖和電路圖,材料清單. The i.MX23 is an applications processor targeted at devices that require low power, high performance, high integration and quality audio and video playback. The i.MX23 offers long battery life, minimal external components through integration, high processing performance, and excellent software development and debug support. The i.MX23 is especially suited for multi-media applications requiring audio/video decode and rich display support. These requirements are achieved via the high-performance CPU, pixel processing and integrated display and TV-Out hardware. The i.MX23 features low power consumption to enable long battery life in portable applications. The integrated power management unit includes a high-efficiency, on-chip DC-DC converter. The power management unit also includes an intelligent battery charger for Li-Ion cells and is designed to support adaptive voltage control (AVC), which can reduce system power consumption by half. AVC also allows the chip to operate at a higher peak CPU operating frequency than typical voltage control systems. The DC-DC converters and the clock generator can be reprogrammed on-the-fly to trade off power versus performance dynamically. To provide the maximum application flexibility, the i.MX23 integrates a wide range of I/O ports. It can efficiently interface to nearly any type of flash memory, serial peripheral bus, or LCD. It is also ready for advanced connectivity applications such as Bluetooth and WiFi via its integrated 4-bit SDIO controller and high-speed (3.25 Mb/s) UARTs. The i.MX23 also integrates an entire suite of analog components, including a high-resolution audio codec with headphone amplifier, 16-channel 12-bit ADC, 10-bit Video DAC, Mono Speaker Amplifier, high-current battery charger, linear regulators for 5-V operation, high-speed USB Host PHY, and various system monitoring and infrastructure systems. An ARM 926 EJ-S CPU with 32 Kbytes of on-chip SRAM and an integrated memory management unit provides the processing power needed to support advanced features such as audio cross-fading, as well as still picture and video decoding. Execution always begins in on-chip ROM after reset, unless overridden by the debugger. A number of devices are programmed only at initialization or application state change, such as DC-DC converter voltages, clock generator settings, etc. Certain other devices either operate in the crystal clock domain or have significant portions that operate in the crystal clock domain, e.g., ADC, DAC, PLL, etc. These devices operate on a slower speed asynchronous peripheral bus. Write posting in the ARM core, additional write post buffering in the peripheral AHB, and set/clear operations at the device registers make these operations efficient. i.MX23 硬件特性: • ARM926 CPU Running at 454 MHz — Integrated ARM926EJ-S CPU — 16-Kbyte data cache and 16-Kbyte instruction cache — ARM Embedded Trace Macrocell (ETM CoreSight 9) (169BGA only) — One-wire JTAG interface — Resistor-less boot mode selection using integrated OTP values • 32 Kbytes of Integrated Low-Power On-Chip RAM • 64 Kbytes of Integrated Mask-Programmable On-Chip ROM • 1 Kbit of On-Chip One-Time-Programmable (OCOTP) ROM • Universal Serial Bus (USB) High-Speed (Up to 480 Mb/s), Full-Speed (Up to 12 Mb/s) — Full-speed/high-speed USB device and host functions — Fully integrated full-speed/high-speed Physical Layer Protocol (PHY) — Mass storage host-capable (uncertified by USB-IF) • Power Management Unit — Single inductor DC-DC switched converter with multi-channel output supporting Li-Ion batteries. — Features multi-channel outputs for VDDIO (3.3 V), VDDD (1.2 V), VDDA (1.8 V), VDDM (2.5V) and regulated 4.2V source. — Direct power from 5-V source (USB, wall power, or other source), with programmable current limits for load and battery charge circuits. — Silicon speed and temperature sensors enable adaptive power management over temperature and silicon process. • Audio Codec — Stereo headphone DAC with 99 dB SNR — Stereo ADC with 85 dB SNR — Stereo headphone amplifier with short-circuit protection and direct drive to eliminate bulky capacitors — Mono speaker amplifier (169-Pin BGA only) providing up to 2W rms output, running directly from the battery. — Amplifiers are designed for click/pop free operation. — Two stereo line inputs — Microphone input — SPDIF digital out • 16-Channel Low-Resolution ADC — 6 independent channels and 10 dedicated channels — Resistive touchscreen controller — Temperature sensor controller — Absolute accuracy of 1.3% — Up to 0.5% with bandgap calibration • Security Features — Read-only unique ID for digital rights management algorithms — Secure boot using 128-bit AES hardware decryption — SHA-1 hashing hardware — Customer-programmed (OTP) 128 bit AES key is never visible to software. • External Memory Interface (EMI) — Provides memory-mapped (load/store) access to external memories — Supports the following types DRAM: – 1.8-V Mobile DDR – Standard 2.5V DDR1 • Wide Assortment of External Media Interfaces — Up to four NAND flash memories with hardware management of device interleaving — High-speed MMC, secure digital (SD) — Hardware Reed-Solomon Error Correction Code (ECC) engine offers industry-leading protection and performance for NANDs. — Hardware BCH ECC engine allowing for up to 20-bit correction and programmable redundant area. • Dual Peripheral Bus Bridges with 18 DMA Channels — Multiple peripheral clock domains save power while optimizing performance. — Direct Memory Access (DMA) with sophisticated linked DMA command architecture saves power and off-loads the CPU. • Highly Flexible Display Controller — Up to 24-bit RGB (DOTCK) modes — Up to 24-bit system-mode including VSYNC and WSYNC modes. — Up to VGA (640x480) resolution at 60Hz LCD panel support — 8-bit data ITU-R BT.656 D1 digital video stream output mode (PAL/NTSC), with on-the-fly RGB to YCbCr color-space-conversion. — Flexible input formats • Pixel Processing Pipeline (PXP) — Provides full path from color-space conversion, scaling, alpha-blending to rotation without intermediate memory access — Bi-linear scaling algorithm with cropping and letterboxing — Alpha-blend, BITBLT, color-keying — Memory efficient block-based rotation engine — Supports up to eight overlays • Integrated TV-Out Support — Integrated PAL/NTSC TV-encoder fully pipelined to display controller’s D1 resolution output stream — Integrated low-power 10-bit Video DAC (VDAC) for composite analog video output. • Data Co-Processor (DCP) — AES 128-bit encryption/decryption — SHA-1 hashing — High-speed memory copy • Three Universal Asynchronous Receiver-Transmitters (UARTs) — Two high-speed application UARTs operating up to 3.25 Mb/s with hardware flow control and dual DMA. — Debug UART operates at up to 115Kb/s using programmed I/O. • I2C Master/Slave — DMA control of an entire EEPROM or other device read/write transaction without CPU intervention • Dual Synchronous Serial Ports (for SPI, MMC, SDIO, Triflash) — Up to 52MHz external SSP clock for all modes, including SPI — 1-bit, 4-bit and 8-bit MMC/SD/SDIO modes — Compliant with SDIO Rev. 2.0 — SPI with single, dual and quad modes. • Four-Channel 16-Bit Timer with Rotary Decoder • Five-Channel Pulse Width Modulator (PWM) • Real-Time Clock — Alarm clock can turn the system on. — Uses the existing 24-MHz XTAL for low cost or optional low power crystal (32.768 kHz or 32.0 kHz), customer-selectable via OTP. • SPDIF Transmitter • Dual Serial Audio Interface (SAIF), Three Stereo Pairs — Full-duplex stereo transmit and stereo receive operations — Cell phone baseband processor connection and external ADCs and DACs — Bluetooth hands-free connection — Analog I/O for peripheral bus breakouts — I2S, left-justified, right-justified, and non-standard formats • Customer-Programmable One-Time-Programmable (OTP) ROM via Integrated eFuse Block — Resistor-less boot mode selection — 128-bit boot mode crypto key — Boot mode specification of NAND characteristics for device that the customer is soldering to the board. This means no more costly delays waiting for new device support in the boot ROM. — Fully software-programmable and accessible • Flexible I/O Pins — All digital pins have drive-strength controls — Most non-EMI digital pins have general-purpose input/output (GPIO) mode. • Offered in 128-Pin Low-Profile Quad Flat Pack (LQFP), and 169-Pin Ball Grid Array (BGA) 
圖1.i.MX23 x系統(tǒng)框圖
圖2.i.MX23 系統(tǒng)級(jí)芯片(SoC)框圖 i.MX23 EVK 評(píng)估板 The i.MX23 Evaluation Kit (EVK) is price-effective without compromising performance and allows customers to ultimately define and demonstrate the personality of their next great product. The EVK supports all the features of the device in a small, single-board design and an optional LCD add-on module to enable developers’ a complete development platform at a low price point of less than $600 USD. Based on a powerful and well-proven ARM926EJ-S™ core, the i.MX23 EVK delivers exceptional performance without sacrificing on battery life, and for wall-powered devices, helps developers design products that meet today’s demands for energy efficiency. A range of connectivity options makes the i.MX23 EVK suitable for developing many different types of user applications. The provided Board Support Package (BSP) for Linux enables rapid prototyping to help speed up the processor selection process and quickly deliver a demo into the hands of the project stakeholders. The i.MX23 EVK is preconfigured with Linux® (MCIMX23LEVK) to support a wide range of consumer, general embedded and industrial applications. The i.MX23 EVK helps you to develop multimedia communication applications using the i.MX23 ARM-9 CPU. The EVK is a stand alone board that supports application software development, target board debugging, and optional circuit cards. A 4.3 inch LCD touch screen display panel is an optional accessory for use with the EVK.
圖3.i.MX23 EVK 評(píng)估板外形圖 The i.MX23 EVK provides in a reduced size form factor with the most common functions expected to be used by customers. Some features can be enabled by populating the EVK with additional components. Because the i.MX23 is a highly capable IC, not all features can be provided in a compact design. If there are required features not available on the i.MX23 EVK platform, contact your Freescale customer representative for other options. i.MX23 EVK 評(píng)估板主要特性: • 128 MB DDR1 SDRAM (with optional power saving mode) • 1 GB NAND Flash (Can support 4 chip enable 48-TSOP NAND and ONFI packages) • SD/MMC Card Socket • Micro USB connector (OTG Host capability optional) • 3.5mm stereo line-in and Headphone out jacks • Ethernet Connector • Debug UART • 2 Application UARTs (one populated by default, one optional) • LCD Connector • 6 User Interface buttons, 3 Functional buttons • 3-Axis Accelerometer • JTAG connector with integrated parallel-to-serial converter • Power supply jack to provide simulated battery power and power to support functions. • Connectors for Li-ION Battery attachment. • On-board microphone • External Speaker connector pins • Expansion Port Connector (optional) • SPI Flash and EEPROM (optional) • Composite Video Out (optional) • Ability to select different Boot Mode options • Near form-factor layout. • Solid reference schematics that closely resemble final products to aid customers’ designs. • Utilizes reliable high-density connector to interface between boards.
圖4.i.MX23 EVK 評(píng)估板功能框圖
圖5.i.MX23 EVK 評(píng)估板方框圖
圖6.i.MX23 EVK 評(píng)估板電路圖(1)
圖7.i.MX23 EVK 評(píng)估板電路圖(2)
圖8.i.MX23 EVK 評(píng)估板電路圖(3)
圖9.i.MX23 EVK 評(píng)估板電路圖(4)
圖10.i.MX23 EVK 評(píng)估板電路圖(5)
圖11.i.MX23 EVK 評(píng)估板電路圖(6)
圖12.i.MX23 EVK 評(píng)估板電路圖(7)
圖13.i.MX23 EVK 評(píng)估板電路圖(8)
圖14.i.MX23 EVK 評(píng)估板電路圖(9)
圖15.i.MX23 EVK 評(píng)估板電路圖(10) i.MX23 EVK評(píng)估板材料清單見(jiàn):
i.MX23 EVK評(píng)估板材料清單.rar
(7.98 KB)
詳情請(qǐng)見(jiàn): 
IMX23RM[1].pdf
(16.73 MB)
evk_imx23_Hardware_UG[1].pdf
(688.83 KB)
來(lái)源：網(wǎng)絡(luò) |
20120511100139378.gif (36.08 KB)
