|
【獵頭職位：上海需要一位 CAD engineer】聯(lián)系人：Grac-Tai，郵箱：hr@kthr.com，微信也可查詢職位啦！打開(kāi)手機(jī)微信，搜號(hào)碼“KTHR_COM”或查找微信公眾帳號(hào)“KT人才”或掃描以上二維碼即可添加，歡迎大家關(guān)注！ Overview: 1、Looking for a self-driven individual who enjoys working with engineers in various areas of design disciplines to solve design flow issues including analog front-end simulation, custom design environment, automation and synthesis, EM analysis and Inductor/Transformer synthesis, physical design verification, parasitic extraction, DFM, and tapeout. You will be working with a highly motivated and “can do” PDK and CAD development engineering team. 2、Design, develop and maintain PDK, CAD, Physical Verification, Parasitic Extraction, and design methodology. 3、Work with team members in United States and/or Asia to provide CAD support to RF/A and SoC Physical Design (PD) designers. Responsibilities Include: 1、Maintain and enhance methodologies for chip assembly, device and parasitic extraction, transistor level simulation, and physical verification such as LVS, DRC, PERC, and ERC；. 2、Customize foundry model files and PDK to accommodate design needs； 3、Develop PCELLS PDK and enhance RF/A design flow for analog design； 4、Set up transistor level simulation and mixed-signal simulation； 5、Set up CAD environment for EDA tools and revision control system for design databases；. 6、Enhance and customize foundry rules decks for physical verification (including SoC PD) and DFM requirements； 7、Set up extraction flow for post layout simulation； 8、Interface with and provide CAD support to engineers at multiple geographic sites； 9、Support all tools and methodologies for both back end (analog/digital layout tools, physical verification, parasitic extraction, and DFM) and front end (transistor simulation and mixed mode simulation)； 10、Provide training sessions on tools usage to designers. Qualifications: Education: MS in Electrical Engineering, with CSEE as a plus, or equivalent. Experience: 1、Recent graduate or, 3 or more years of analog CAD support and/or analog circuit design experience with strong programming and/or scripting ability； 2、Knowledge of static timing analysis and place-n-route flow is a plus； 3、Strong programming and scripting ability is a must. Desired Skills: 1、Ability to read schematics, layout, Spectre, CDL, Verilog, LEF, DEF, and SPEF； 2、Excellent team work, communication, and interpersonal skills； 3、Strong understanding of analog EDA design and simulation tools； 4、Strong understanding of Calibre physical verification and parasitic extraction tools and flows； 5、Knowledge or hands-on experience in static timing analysis flow； 6、Knowledge or hands-on experience in RF/A design and simulation； 7、Knowledge of CMOS and FINFET device level transistors and process； 8、Knowledge of and experience in mixed signal simulation and setup is a plus； 9、Understanding or ability to write Verilog models of analog blocks is a plus； 10、Understanding or ability to create mixed signal test benches； 11、Fluent in scripting languages in PERL, SHELL, PYTHON, Cadence SKILL, and TCL； 12、Knowledge of NIS, compute server and file server. |
